| [1] | SU Yuan, YE Fan, REN Junyan. IEICE Electronics Express, 2015, 12(11): 20150368. doi: 10.1587/elex.12.20150368 |
| [2] | ZHAO Fei, XU Yong, LI Miaoying, et al. Congress on Image and Signal Processing, 2008(5): 124. doi: 10.1109/CISP.2008.133 |
| [3] | CHEN Mingdeng, SILVA-MARTINEZ J, NIX M. IEEE Journal of Solid-State Circuits, 2015(2): 472. doi: 10.1109/JSSC.2004.840955 |
| [4] | SATŁAWA T, DROZD A , KMON P . Design of the Ultrafast LVDS I/O Interface in 40 nm CMOS Process[C]// Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 2014(8): 200. |
| [5] | FAN Wei, LI Zhelu, XI Jianxiong, et al. A 1.2 Gbps Failsafe Low Jitter LVDS TransmitterReceiver Applied in CMOS Image Senso[C]//2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST), 2018(5): 1. |
| [6] | TRAVERSI G , DE CANIO F , LIBERALI V , et al. 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST), 2017(5): 1. |
| [7] | RAZAVI B. Design of Analog CMOS Integrated Circuits[M]. America: McGraw-Hill Education, 2002. |
| [8] | HE Lenian, WANG Yi. Analog Integrated Circuit Design and Simulation [M]. Beijing: Science Press, 2008. |
| [9] | TANAKA T, FURUICHI K, UEMURA H, et al. 25-Gbps Clock and Data Recovery IC Using Latch-load Combined with CML Buffer Circuit for Delay Generation with 65-nm CMOS[C]//2017 IEEE International Symposium on Circuits and Systems (ISCAS), 2017(5): 1. |
| [10] | REYES B T, PAULINA G, TEALDI L, et al. A 1.6Gb/s CMOS LVDS Transmitter with a Programmable Pre-emphasis[C]//2014 IEEE 5th Latin American Symposium on Circuits and Systems, 2014(2): 1. |
| [11] | XU Hanyang, WANG Jian, LAI Jinmei. IEICE Electronics Express, 2018, 15(5): 20171276. doi: 10.1587/elex.15.20171276 |